DESIGN METHODOLOGY FOR mGH-SPEED ITERATIVE DECODER ARCmTECTURES
نویسندگان
چکیده
We propose a novel approach to the design and analysis of VLSI architectures for the soft-input soft-output a posteri ori probability (SISO-APP) decoding algorithm used in it erative decoders such as turbo decoders. The approach is based on a tile-graph composed of recursion patterns that model the resource-time scheduling of the forward-backward recursion equations of the algorithm. The problem of con structing a SISO-APP architecture is formulated as a three step process of constructing and counting the patterns needed and then tiling them. The problem of optimizing the archi tecture for high speed and low power reduces to optimizing the individual patterns and the tiling scheme for minimal de lay and storage overhead. The various forms of the sliding and parallel-window (PW) architectures in the literature are instances of the proposed tile-graph. Using the tile-graph approach, a new PW architecture controlled by the window width r is proposed that achieves for r = 10 a 45%, a 71%, a 51%, and a 25% reduction in decoding delay, state, in put, and output metries storage respectively, compared to a conventional architecture with a 10% increase in resources.
منابع مشابه
On a turbo decoder design for low power dissipation
(Abstract) A new coding scheme called "turbo coding" has generated tremendous interest in channel coding of digital communication systems due to its high error correcting capability. Two key innovations in turbo coding are parallel concatenated encoding and iterative decoding. A soft-in soft-out component decoder can be implemented using the maximum a posteriori (MAP) or the maximum likelihood ...
متن کاملEnergy-Efficient Turbo Decoder for 3G Wireless Terminals
Since its introduction in 1993, the turbo coding error-correction technique has generated a tremendous interest due to its near Shannon-limit performance. Two key innovations of turbo codes are parallel concatenated encoding and iterative decoding. In its IMT-2000 initiative, the International Telecommunication Union (ITU) adopted turbo coding as a channel coding standard for Third-Generation (...
متن کاملA High-Speed Analog Turbo Decoder
A new type of iterative decoders based on analog computing networks, which are used to decode powerful error-correcting schemes, such as Turbo and Low-density parity-check (LDPC) codes, outperform their digital counterparts in terms of power consumption and speed. Only few analog Turbo decoders, all of them based on CMOS subthreshold technology have been implemented till now. This paper aims to...
متن کاملA 54 Mbps ( 3 , 6 ) - Regular Fpga Ldpc Decoder
Applying a joint code and decoder design methodology, we develop a high-speed (3, k)-regular LDPC code partly parallel decoder architecture, based on which a 9216-bit, rate1/2 (3, 6)-regular LDPC code decoder is implemented on Xilinx FPGA device. When performing maximum 18 iterations for each code block decoding, this partly parallel decoder supports a maximum symbol throughput of 54 Mbps and a...
متن کاملA Platform-Based MPEG-4 Advanced Video Coding (AVC) Decoder with Block Level Pipelining
We present a baseline MPEG-4 AVC (Advanced Video Coding) decoder based on an optimized platform-based design methodology. With this methodology, we jointly optimize the software and hardware design of the decoder. Overall decoding throughput is increased by synchronizing the software and the dedicated co-processors. The synchronization is achieved at macroblock-level pipelining. In addition, we...
متن کامل